[coreboot-gerrit] Change in coreboot[master]: lenovo/g505s: proper way of IRQ table programming

[Mike Banon (Code Review)]

Mike Banon has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/46587 )

Change subject: lenovo/g505s: proper way of IRQ table programming
......................................................................

Patch Set 2:

I'm trying to fix the IRQ routing of g505s coreboot, so that for KolibriOS it's similar to this UEFI: https://i.ibb.co/1bMSsTR/g505s-kolibrios-uefi.png
For a current coreboot master, it's 00 for all the IRQs at KolibriOS, and a coreboot log (https://pastebin.com/xfWBDQ4B) tells the errors like "Warning: Can't write PCI IRQ assignments because 'mainboard_pirq_data' structure does not exist".

For a 1st rev of change:
coreboot cbmem log - https://pastebin.com/tsMWNvRY
KolibriOS PCI - https://i.ibb.co/hmP8jxb/g505s-kolibrios-1st-rev.png - one of IRQs is not 00, which is already a good start.