[coreboot-gerrit] Change in coreboot[master]: soc/sifive/fu540: Update clock settings according SiFive bootloader

[Philipp Hug (Code Review)]

Hello build bot (Jenkins),

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/28582

to look at the new patch set (#3).

Change subject: soc/sifive/fu540: Update clock settings according SiFive bootloader
......................................................................

soc/sifive/fu540: Update clock settings according SiFive bootloader

The documentation unfortunately doesn't match what SiFive uses in their FSBL.
Use the same values as in FSBL to make DDR RAM work.

Change-Id: I844cc41ed197333adeae495e71ea70b4a9603650
Signed-off-by: Philipp Hug 
---
M src/soc/sifive/fu540/clock.c
1 file changed, 30 insertions(+), 8 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/82/28582/3