EricR Lai has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/39847 )
Change subject: soc/intel/tigerlake: Support to initialize Memory
......................................................................
Patch Set 3:
(1 comment)
https://review.coreboot.org/c/coreboot/+/39847/3/src/soc/intel/tigerlake/mem...
File src/soc/intel/tigerlake/meminit_tgl.c:
https://review.coreboot.org/c/coreboot/+/39847/3/src/soc/intel/tigerlake/mem...
PS3, Line 194: break;
Maybe we can follow CNL?
case READ_SPD_CBFS:
meminit_cbfs_spd_index(mem_cfg,
spdi->spd_spec.spd_index, i);
break;
--
To view, visit
https://review.coreboot.org/c/coreboot/+/39847
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I47a5dcad3ee316871a6103b9d53ef7f6fc88d7d8
Gerrit-Change-Number: 39847
Gerrit-PatchSet: 3
Gerrit-Owner: Varun Joshi
varun.joshi@intel.com
Gerrit-Reviewer: Anil Kumar K
anil.kumar.k@intel.corp-partner.google.com
Gerrit-Reviewer: Bernardo Perez Priego
bernardo.perez.priego@intel.corp-partner.google.com
Gerrit-Reviewer: Bora Guvendik
bora.guvendik@intel.com
Gerrit-Reviewer: EricR Lai
ericr_lai@compal.corp-partner.google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Selma Bensaid
selma.bensaid@intel.corp-partner.google.com
Gerrit-Reviewer: Varun Joshi
varun.joshi@intel.corp-partner.google.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Furquan Shaikh
furquan@google.com
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Thu, 26 Mar 2020 05:02:57 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment