[coreboot-gerrit] Change in coreboot[master]: pciexp: retrain PCIe link at lower speed if no link

[build bot (Jenkins) (Code Review)]

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42683 )

Change subject: pciexp: retrain PCIe link at lower speed if no link
......................................................................

Patch Set 1:

(1 comment)

https://review.coreboot.org/c/coreboot/+/42683/1/src/device/pciexp_device.c 
File src/device/pciexp_device.c:

https://review.coreboot.org/c/coreboot/+/42683/1/src/device/pciexp_device.c@... 
PS1, Line 528: 	
trailing whitespace