[coreboot-gerrit] Change in ...coreboot[master]: soc/intel/common: Add SOC_INTEL_DEBUG_CONSENT to control debug interface

[Patrick Georgi (Code Review)]

Patrick Georgi has submitted this change and it was merged. ( https://review.coreboot.org/c/coreboot/+/32337 )

Change subject: soc/intel/common: Add SOC_INTEL_DEBUG_CONSENT to control debug interface
......................................................................

soc/intel/common: Add SOC_INTEL_DEBUG_CONSENT to control debug interface

SOC_INTEL_DEBUG_CONSENT config is generally to enable default debug
interface of SoC.

Ex: USB DBC, DCI debug interface on cnl, whl, cml.

Change-Id: I313d80d6c63fd37164c63f78e9e69d3cb4a5566b
Signed-off-by: Kane Chen 
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32337
Reviewed-by: Furquan Shaikh 
Tested-by: build bot (Jenkins) 
---
M src/soc/intel/common/Kconfig
1 file changed, 7 insertions(+), 0 deletions(-)

Approvals:
  build bot (Jenkins): Verified
  Furquan Shaikh: Looks good to me, approved

diff --git a/src/soc/intel/common/Kconfig b/src/soc/intel/common/Kconfig
index b5caf40..318cc25 100644
--- a/src/soc/intel/common/Kconfig
+++ b/src/soc/intel/common/Kconfig
@@ -68,4 +68,11 @@
      acpi_get_gpe() is used to provide interrupt status to TPM layer.
      This option specifies the GPE number.

+config SOC_INTEL_DEBUG_CONSENT
+	bool "Enable SOC debug interface"
+	default n
+	help
+	  Set this option to enable default debug interface of SoC such as DBC
+	  or DCI.
+
 endif # SOC_INTEL_COMMON