[coreboot-gerrit] Change in coreboot[master]: riscv: add support for modifying compiler options

[Xiang Wang (Code Review)]

Hello build bot (Jenkins),

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/27442

to look at the new patch set (#2).

Change subject: riscv: add support for modifying compiler options
......................................................................

riscv: add support for modifying compiler options

Each HART of a SoC like fu540 supports a different ISA.
In order for the coreboot's code can run on each core, need to modify the
compile options. So add this code.

Change-Id: Ie33edc175e612846d4a74f3cbf7520d4145cb68b
Signed-off-by: Xiang Wang 
---
M src/arch/riscv/Kconfig
M src/arch/riscv/Makefile.inc
M src/soc/sifive/fu540/Kconfig
M src/soc/ucb/riscv/Kconfig
4 files changed, 38 insertions(+), 12 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/42/27442/2