[coreboot-gerrit] Change in coreboot[master]: soc/tigerlake: Update FSP UPDs to turn on USB4/TBT

[Paul Menzel (Code Review)]

Paul Menzel has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/38737 )

Change subject: soc/tigerlake: Update FSP UPDs to turn on USB4/TBT
......................................................................

Patch Set 1:

(1 comment)

https://review.coreboot.org/c/coreboot/+/38737/1/src/soc/intel/tigerlake/rom... 
File src/soc/intel/tigerlake/romstage/fsp_params_tgl.c:

https://review.coreboot.org/c/coreboot/+/38737/1/src/soc/intel/tigerlake/rom... 
PS1, Line 137: 	m_cfg->TcssItbtPcie3En = 1;
Why does the information need to be in two places?