[coreboot-gerrit] [XS] Change in coreboot[main]: mb/emulation/spike-riscv: Define default DRAM_SIZE to avoid crash

[Joel Bueno (Code Review)]

Attention is currently required from: Maximilian Brune, Philipp Hug, ron minnich.

Hello Carlos López, Maximilian Brune, Philipp Hug, build bot (Jenkins), ron minnich,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/85800?usp=email

to look at the new patch set (#3).

Change subject: mb/emulation/spike-riscv: Define default DRAM_SIZE to avoid crash
......................................................................

mb/emulation/spike-riscv: Define default DRAM_SIZE to avoid crash

For RISC-V emulated targets (using SOC_UCB_RISCV), the top of memory
is calculated in cbmem_top_chipset() by calling probe_ramsize() with
a size of CONFIG_DRAM_SIZE_MB.

This causes an access fault when the size is set to zero, which is
the case for Spike.

This does not happen on qemu because, for that target, we parse the
FDT instead of manually probing memory.

TEST=boot verified on SPIKE-RISCV
Fixes: 2fa8caba507a on SPIKE-RISCV

Change-Id: I567103bcd956b10fab64c5e63018315924ec0d2b
Signed-off-by: joel.bueno 
---
M src/mainboard/emulation/spike-riscv/Kconfig
1 file changed, 4 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/00/85800/3