Attention is currently required from: Hung-Te Lin.
Rex-BC Chen has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/60316 )
Change subject: soc/mediatek/mt8186: adjust usage of SRAM L2C
......................................................................
Patch Set 3:
(2 comments)
File src/soc/mediatek/mt8186/include/soc/memlayout.ld:
https://review.coreboot.org/c/coreboot/+/60316/comment/931546a4_c7ecd12a
PS2, Line 39:
and the rest for cache
Done
https://review.coreboot.org/c/coreboot/+/60316/comment/1a69c45d_3835605d
PS2, Line 40: .
(be aware we can't configure whole L3 to SRAM without any cache).
Done
--
To view, visit
https://review.coreboot.org/c/coreboot/+/60316
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I6041767a1ac0a48ecdda29a0c35d90acf6ad0ef2
Gerrit-Change-Number: 60316
Gerrit-PatchSet: 3
Gerrit-Owner: Rex-BC Chen
rex-bc.chen@mediatek.com
Gerrit-Reviewer: Hung-Te Lin
hungte@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Attention: Hung-Te Lin
hungte@chromium.org
Gerrit-Comment-Date: Thu, 23 Dec 2021 05:13:46 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Hung-Te Lin
hungte@chromium.org
Gerrit-MessageType: comment