Arthur Heymans has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/45184 )
Change subject: cpu/intel/model_1067x: enable PECI
......................................................................
Patch Set 2: Code-Review+2
(1 comment)
https://review.coreboot.org/c/coreboot/+/45184/1//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/45184/1//COMMIT_MSG@13
PS1, Line 13: erratum AW67 "Enabling PECI via the PECI_CTL
: MSR incorrectly writes CPUID_FEATURE_MASK1 MSR". The suggested
: workaround is "Do not initialize PECI before processor update is
: loaded". Since coreboot performs microcode updates before running this
: code it should not cause any trouble.
Sounds like a good idea. […]
Done
--
To view, visit
https://review.coreboot.org/c/coreboot/+/45184
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I5a3ec033bd816665af4ecc82f7b167857cd7c1b6
Gerrit-Change-Number: 45184
Gerrit-PatchSet: 2
Gerrit-Owner: Michael Büchler
michael.buechler@posteo.net
Gerrit-Reviewer: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Angel Pons
th3fanbus@gmail.com
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Sat, 12 Sep 2020 10:49:30 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes
Comment-In-Reply-To: Arthur Heymans
arthur@aheymans.xyz
Comment-In-Reply-To: Michael Büchler
michael.buechler@posteo.net
Gerrit-MessageType: comment