Subrata Banik has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/40335 )
Change subject: soc/intel/common/block/acpi: Add provision for multiple PCI segments
......................................................................
Patch Set 5:
(2 comments)
https://review.coreboot.org/c/coreboot/+/40335/5/src/soc/intel/common/block/...
File src/soc/intel/common/block/acpi/acpi.c:
https://review.coreboot.org/c/coreboot/+/40335/5/src/soc/intel/common/block/...
PS5, Line 43: seg_nr = pciex_bus / 256;
Doesn't this need _SEG to be updated as well?
Sorry, i didn't get your point here
https://review.coreboot.org/c/coreboot/+/40335/5/src/soc/intel/common/block/...
PS5, Line 46: acpi_create_mcfg_mmconfig((void *)current,
: CONFIG_MMCONF_BASE_ADDRESS, seg_nr, 0, bus_end_nr);
Don't you need an entry for each segment of 256 buses? I haven't looked at the ACPI table descriptio […]
As per ACPI MCFG table i believe we are good as i don't see any ACPI entry for multi segment
--
To view, visit
https://review.coreboot.org/c/coreboot/+/40335
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I90660c5cfd8af5bb40e36bb409e534541c786cae
Gerrit-Change-Number: 40335
Gerrit-PatchSet: 5
Gerrit-Owner: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: Aaron Durbin
adurbin@chromium.org
Gerrit-Reviewer: Duncan Laurie
dlaurie@chromium.org
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Pratikkumar V Prajapati
pratikkumar.v.prajapati@intel.com
Gerrit-Reviewer: Usha P
usha.p@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Nico Huber
nico.h@gmx.de
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Thu, 23 Apr 2020 04:28:51 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Furquan Shaikh
furquan@google.com
Gerrit-MessageType: comment