Attention is currently required from: Cliff Huang, Selma Bensaid, Patrick Rudolph.
Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/62654 )
Change subject: soc/intel/alderlake: Add EPP override support
......................................................................
Patch Set 8:
(1 comment)
File src/soc/intel/alderlake/chip.h:
https://review.coreboot.org/c/coreboot/+/62654/comment/640d7e06_9aa4ae27
PS8, Line 563: /* CNVi DDR RFIM Enable/Disable
: * Default 0. Setting this to 1 enable CNVi DDR RFIM.
: */
: bool CnviDdrRfim;
I don't think this belongs in this patch
--
To view, visit
https://review.coreboot.org/c/coreboot/+/62654
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ie59623fe715b0c545f8d4b6c22ab2ce670a29798
Gerrit-Change-Number: 62654
Gerrit-PatchSet: 8
Gerrit-Owner: Cliff Huang
cliff.huang@intel.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Selma Bensaid
selma.bensaid@intel.com
Gerrit-Reviewer: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Cliff Huang
cliff.huang@intel.corp-partner.google.com
Gerrit-Attention: Cliff Huang
cliff.huang@intel.com
Gerrit-Attention: Selma Bensaid
selma.bensaid@intel.com
Gerrit-Attention: Patrick Rudolph
siro@das-labor.org
Gerrit-Comment-Date: Thu, 10 Mar 2022 02:11:50 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment