[coreboot-gerrit] Change in coreboot[master]: soc/intel/{cnl, icl}: Update the DCACHE_BSP_STACK_SIZE to 129KiB

[V Sowmya (Code Review)]

V Sowmya has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/36032 )

Change subject: soc/intel/{cnl, icl}: Update the DCACHE_BSP_STACK_SIZE to 129KiB
......................................................................

Patch Set 3:

(1 comment)

https://review.coreboot.org/c/coreboot/+/36032/2/src/soc/intel/cannonlake/Kc... 
File src/soc/intel/cannonlake/Kconfig:

https://review.coreboot.org/c/coreboot/+/36032/2/src/soc/intel/cannonlake/Kc... 
PS2, Line 128: 	  sum of FSP stack requirement (128KiB) and CB stack requirement (1KiB).
> @Sowmya, do you think you can address Kyosti's comment ?

@subrata/Kyosti, I think the description says that this is the stack usage in CAR which is used by bootblock/romsatge and CB stack requirement defined here is part of the CAR region hence is it required to explicitly mention 'CB stack requirement in romstage'?