[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: Print HPR_CAUSE0 register and update elog

[Derek Huang (Code Review)]

Hello build bot (Jenkins), Furquan Shaikh, Wonkyu Kim, Tim Wawrzynczak, Alex Levin, Paul Menzel, Nick Vaccaro, Kane Chen, Patrick Rudolph,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/40648

to look at the new patch set (#3).

Change subject: soc/intel/tigerlake: Print HPR_CAUSE0 register and update elog
......................................................................

soc/intel/tigerlake: Print HPR_CAUSE0 register and update elog

In addition to GBLRST_CAUSE0 and GBLRST_CAUSE1, print the value
of HPR_CAUSE0. Also call out the CSME-initiated bits from this
register and update the elog to include reset causes

Change-Id: Idc57c3cd6a8d156c5544640898e8e7147d34c535
Signed-off-by: derek.huang 
---
M src/include/elog.h
M src/soc/intel/tigerlake/elog.c
M src/soc/intel/tigerlake/include/soc/pm.h
M src/soc/intel/tigerlake/include/soc/pmc.h
M src/soc/intel/tigerlake/pmutil.c
5 files changed, 25 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/48/40648/3