[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: Switch to CSE Lite RW at BS_DEV_INIT_CHIPS entry

[Nick Vaccaro (Code Review)]

Nick Vaccaro has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/42790 )

Change subject: soc/intel/tigerlake: Switch to CSE Lite RW at BS_DEV_INIT_CHIPS entry
......................................................................

Patch Set 5:

(1 comment)

https://review.coreboot.org/c/coreboot/+/42790/5/src/soc/intel/common/block/... 
File src/soc/intel/common/block/cse/cse_lite.c:

https://review.coreboot.org/c/coreboot/+/42790/5/src/soc/intel/common/block/... 
PS5, Line 364: #if CONFIG(SOC_INTEL_TIGERLAKE)
             : BOOT_STATE_INIT_ENTRY(BS_DEV_INIT_CHIPS, BS_ON_ENTRY, cse_fw_sync, NULL);
             : #else
> Although mute, please add a TODO to indicate that this should be removed once the issue is fixed in  […]

I added a note to the bug that this CL needs to be reverted as part of the bug closing process.