[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: add TCC activation functionality

[Sumeet R Pawnikar (Code Review)]

Sumeet R Pawnikar has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/41855 )

Change subject: soc/intel/tigerlake: add TCC activation functionality
......................................................................

Patch Set 3:

(1 comment)

https://review.coreboot.org/c/coreboot/+/41855/3/src/soc/intel/tigerlake/cpu... 
File src/soc/intel/tigerlake/cpu.c:

https://review.coreboot.org/c/coreboot/+/41855/3/src/soc/intel/tigerlake/cpu... 
PS3, Line 41: MSR_TEMPERATURE_TARGET
> Sumeet, this seems to be a common IA MSR. […]

sure, let me check on this.