[coreboot-gerrit] Change in ...coreboot[master]: mb/google/arcada: Add settings for noise mitgation

[Casper Chang (Code Review)]

Casper Chang has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/30766

Change subject: mb/google/arcada: Add settings for noise mitgation
......................................................................

mb/google/arcada: Add settings for noise mitgation

Enable acoustic noise mitgation for sarien platform, the slow slew rates
are fast time dived by 8.

BUG=none
BRANCH=none
TEST=none

Change-Id: Icff968af6bd33e34f261ed23ad7aaf0429e1b3da
---
M src/mainboard/google/sarien/variants/arcada/devicetree.cb
1 file changed, 5 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/66/30766/1

diff --git a/src/mainboard/google/sarien/variants/arcada/devicetree.cb b/src/mainboard/google/sarien/variants/arcada/devicetree.cb
index cccddce..5a3ac13 100644
--- a/src/mainboard/google/sarien/variants/arcada/devicetree.cb
+++ b/src/mainboard/google/sarien/variants/arcada/devicetree.cb
@@ -33,6 +33,11 @@
    register "dptf_enable" = "1"
    register "dmipwroptimize" = "1"
    register "satapwroptimize" = "1"
+	register "AcousticNoiseMitigation" = "1"
+	register "SlowSlewRateForIa" = "0"
+	register "SlowSlewRateForGt" = "0"
+	register "SlowSlewRateForSa" = "0"
+	register "SlowSlewRateForFivr" = "0"

# Intel Common SoC Config
    register "usb2_ports[0]" = "USB2_PORT_TYPE_C(OC_SKIP)"	# Left Type-C Port