[coreboot-gerrit] Change in coreboot[master]: soc/intel/denverton_ns: Implement PCIe post config + lock

[build bot (Jenkins) (Code Review)]

build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/25442 )

Change subject: soc/intel/denverton_ns: Implement PCIe post config + lock
......................................................................

Patch Set 5:

(1 comment)

https://review.coreboot.org/#/c/25442/5/src/soc/intel/denverton_ns/lpc.c
File src/soc/intel/denverton_ns/lpc.c:

https://review.coreboot.org/#/c/25442/5/src/soc/intel/denverton_ns/lpc.c@419
PS5, Line 419: 	if(!relax_security)
space required before the open parenthesis '('