[coreboot-gerrit] Change in coreboot[master]: amd/pi/00670F00: Reserve A0000-FFFFF

[Marc Jones (Code Review)]

Marc Jones has submitted this change and it was merged. ( https://review.coreboot.org/19156 )

Change subject: amd/pi/00670F00: Reserve A0000-FFFFF
......................................................................

amd/pi/00670F00: Reserve A0000-FFFFF

Claim memory-mapped regions in the legacy area.

Claim an MMIO resource for the A000 and B000 segments, and reserved
resource for C000 through F000 segments.

These changes allow code and information to be retained in the event
unused regions get wiped.

Original-Signed-off-by: Marshall Dawson 
Reviewed-by: Marc Jones 
(cherry picked from commit d612d4fe69881609d42053496409c452e1014947)

Change-Id: I9c47c919bbfd0edccf752e052f32d1e47c1a1324
Signed-off-by: Marc Jones 
Reviewed-on: https://review.coreboot.org/19156
Reviewed-by: Aaron Durbin 
Tested-by: build bot (Jenkins)
---
M src/northbridge/amd/pi/00670F00/northbridge.c
1 file changed, 8 insertions(+), 0 deletions(-)

Approvals:
  Aaron Durbin: Looks good to me, approved
  build bot (Jenkins): Verified

diff --git a/src/northbridge/amd/pi/00670F00/northbridge.c b/src/northbridge/amd/pi/00670F00/northbridge.c
index c21d030..3ba0687 100644
--- a/src/northbridge/amd/pi/00670F00/northbridge.c
+++ b/src/northbridge/amd/pi/00670F00/northbridge.c
@@ -850,6 +850,14 @@
    		assign_resources(link);
    	}
    }
+	/*
+	 * Reserve everything between A segment and 1MB:
+	 *
+	 * 0xa0000 - 0xbffff: legacy VGA
+	 * 0xc0000 - 0xfffff: RAM
+	 */
+	mmio_resource(dev, 0xa0000, 0xa0000 / KiB, 0x20000 / KiB);
+	reserved_ram_resource(dev, 0xc0000, 0xc0000 / KiB, 0x40000 / KiB);
 }

static struct device_operations pci_domain_ops = {