[coreboot-gerrit] Change in coreboot[master]: soc/intel/alderlake: Update chipset.cb for TCSS and USB

[EricR Lai (Code Review)]

EricR Lai has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/48793 )

Change subject: soc/intel/alderlake: Update chipset.cb for TCSS and USB
......................................................................

Patch Set 4:

(2 comments)

https://review.coreboot.org/c/coreboot/+/48793/3//COMMIT_MSG 
Commit Message:

https://review.coreboot.org/c/coreboot/+/48793/3//COMMIT_MSG@7 
PS3, Line 7: TSCC
> Sorry, where is this in the diff?

Done

https://review.coreboot.org/c/coreboot/+/48793/3//COMMIT_MSG@9 
PS3, Line 9: Refer TGL to add alias for TCSS and USB ports.
> I do not understand this phrase.

Done