Attention is currently required from: Jeremy Soller, Tim Crawford.
Sean Rhodes has posted comments on this change by Tim Crawford. ( https://review.coreboot.org/c/coreboot/+/50598?usp=email )
Change subject: intel/block/pcie/rtd3: Also implement _PR3
......................................................................
Patch Set 5: Code-Review+1
(1 comment)
Patchset:
PS5:
Maybe:
```
Previously, only _PR0 was specified, which allowed devices to enter D0.
Add _PR3 to allow the same devices to enter D3Cold, enabling proper runtime
power management for devices that support it.
```
--
To view, visit
https://review.coreboot.org/c/coreboot/+/50598?usp=email
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: Id7f4373989dffe8c3bc68a034f59a94d2160dd15
Gerrit-Change-Number: 50598
Gerrit-PatchSet: 5
Gerrit-Owner: Tim Crawford
tcrawford@system76.com
Gerrit-Reviewer: Jeremy Soller
jeremy@system76.com
Gerrit-Reviewer: Sean Rhodes
sean@starlabs.systems
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@mailbox.org
Gerrit-Attention: Tim Crawford
tcrawford@system76.com
Gerrit-Attention: Jeremy Soller
jeremy@system76.com
Gerrit-Comment-Date: Thu, 06 Feb 2025 20:50:54 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: Yes