Yu-Ping Wu has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/39034 )
Change subject: soc/mediatek/mt8183: Set correct threshold of EMI bandwidth for DVFS switch ......................................................................
Patch Set 4:
(1 comment)
https://review.coreboot.org/c/coreboot/+/39034/4/src/soc/mediatek/mt8183/emi... File src/soc/mediatek/mt8183/emi.c:
https://review.coreboot.org/c/coreboot/+/39034/4/src/soc/mediatek/mt8183/emi... PS4, Line 305: 0x0a000705 I checked the datasheet and thought BW_2ND_INT_BW_THR should be set in bits 22:16 instead of the highest 8 bits. @huayang could you double check this?