[coreboot-gerrit] Change in coreboot[master]: riscv: add smp support for exception handle

[Xiang Wang (Code Review)]

Hello build bot (Jenkins), Philipp Hug,

I'd like you to reexamine a change. Please visit

https://review.coreboot.org/c/coreboot/+/33656

to look at the new patch set (#2).

Change subject: riscv: add smp support for exception handle
......................................................................

riscv: add smp support for exception handle

Change-Id: I637b3b3047d2c0e12842499fe61f740d0daf489f
Signed-off-by: Xiang Wang 
---
M src/arch/riscv/payload.c
M src/arch/riscv/trap_util.S
2 files changed, 104 insertions(+), 111 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/56/33656/2