[coreboot-gerrit] Change in coreboot[master]: vendorcode/intel/fsp: Update Tiger Lake FSP Headers for FSP v3425

[Srinidhi N Kaushik (Code Review)]

Srinidhi N Kaushik has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/47041 )

Change subject: vendorcode/intel/fsp: Update Tiger Lake FSP Headers for FSP v3425
......................................................................

vendorcode/intel/fsp: Update Tiger Lake FSP Headers for FSP v3425

Update FSP headers for Tiger Lake platform generated based on FSP
version 3425. Previous version was 3373.

BUG=b:172045149
BRANCH=none
TEST=build and boot delbin

Change-Id: I58d165d452c8c6ae2eec92524109a568f7e581a9
---
M src/vendorcode/intel/fsp/fsp2_0/tigerlake/FspmUpd.h
1 file changed, 3 insertions(+), 3 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/41/47041/1

diff --git a/src/vendorcode/intel/fsp/fsp2_0/tigerlake/FspmUpd.h b/src/vendorcode/intel/fsp/fsp2_0/tigerlake/FspmUpd.h
index 28592cd..6038b13 100644
--- a/src/vendorcode/intel/fsp/fsp2_0/tigerlake/FspmUpd.h
+++ b/src/vendorcode/intel/fsp/fsp2_0/tigerlake/FspmUpd.h
@@ -2498,7 +2498,7 @@

/** Offset 0x091C - Reserved
 **/
-  UINT8                       Reserved45[12];
+  UINT8                       Reserved45[36];
 } FSP_M_CONFIG;

/** Fsp M UPD Configuration
@@ -2517,11 +2517,11 @@
 **/
   FSP_M_CONFIG                FspmConfig;

-/** Offset 0x0928
+/** Offset 0x0940
 **/
   UINT8                       UnusedUpdSpace27[6];

-/** Offset 0x092E
+/** Offset 0x0946
 **/
   UINT16                      UpdTerminator;
 } FSPM_UPD;