Furquan Shaikh has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/34541 )
Change subject: soc/intel/cannonlake: Allow coreboot to handle required chipset lockdown
......................................................................
Patch Set 3:
(1 comment)
https://review.coreboot.org/c/coreboot/+/34541/3/src/soc/intel/cannonlake/fs...
File src/soc/intel/cannonlake/fsp_params.c:
https://review.coreboot.org/c/coreboot/+/34541/3/src/soc/intel/cannonlake/fs...
PS3, Line 412: tconfig->PchLockDownGlobalSmi = 0;
: tconfig->PchLockDownBiosInterface = 0;
: params->PchLockDownBiosLock = 0;
: params->PchLockDownRtcMemoryLock = 0;
: /*
Is the default for all these configs 1 in the UPD? I am asking because there is no else block for the check here.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/34541
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I7e53c4e4987a7b0e7f475c92b0f797d94fdd60f4
Gerrit-Change-Number: 34541
Gerrit-PatchSet: 3
Gerrit-Owner: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: Aamir Bohra
aamir.bohra@intel.com
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Paul Fagerburg
pfagerburg@chromium.org
Gerrit-Reviewer: Shelley Chen
shchen@google.com
Gerrit-Reviewer: Subrata Banik
subrata.banik@intel.com
Gerrit-Reviewer: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: V Sowmya
v.sowmya@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Mon, 29 Jul 2019 22:02:18 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment