build bot (Jenkins) has posted comments on this change. ( https://review.coreboot.org/27912 )
Change subject: src/mainboard: Fix typo ......................................................................
Patch Set 2:
(32 comments)
https://review.coreboot.org/#/c/27912/2/src/mainboard/advansus/a785e-i/resou... File src/mainboard/advansus/a785e-i/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/advansus/a785e-i/resou... PS2, Line 122: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/bimini_fam10/resou... File src/mainboard/amd/bimini_fam10/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/bimini_fam10/resou... PS2, Line 123: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/mahogany_fam10/res... File src/mainboard/amd/mahogany_fam10/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/mahogany_fam10/res... PS2, Line 124: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/serengeti_cheetah_... File src/mainboard/amd/serengeti_cheetah_fam10/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/serengeti_cheetah_... PS2, Line 122: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/south_station/main... File src/mainboard/amd/south_station/mainboard.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/south_station/main... PS2, Line 21: #include "SBPLATFORM.h" /* Platform Specific Definitions */ please, no space before tabs
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/tilapia_fam10/reso... File src/mainboard/amd/tilapia_fam10/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/tilapia_fam10/reso... PS2, Line 122: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/torpedo/gpio.h File src/mainboard/amd/torpedo/gpio.h:
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/torpedo/gpio.h@301 PS2, Line 301: #define GPIO_189_SELECT FUNCTION1 // USED AS AC_OK RECEIVER, INPUT, low active line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/torpedo/gpio.h@302 PS2, Line 302: #define GPIO_190_SELECT FUNCTION1 // USED TO MONITER INTERRUPT FROM BATT CHARGER, INPUT line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/union_station/main... File src/mainboard/amd/union_station/mainboard.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/amd/union_station/main... PS2, Line 20: #include "SBPLATFORM.h" /* Platform Specific Definitions */ please, no space before tabs
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/kcma-d8/resourcem... File src/mainboard/asus/kcma-d8/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/kcma-d8/resourcem... PS2, Line 127: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/kcma-d8/resourcem... PS2, Line 382: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/kfsn4-dre/resourc... File src/mainboard/asus/kfsn4-dre/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/kfsn4-dre/resourc... PS2, Line 127: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/kgpe-d16/resource... File src/mainboard/asus/kgpe-d16/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/kgpe-d16/resource... PS2, Line 127: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/kgpe-d16/resource... PS2, Line 382: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/m4a78-em/resource... File src/mainboard/asus/m4a78-em/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/m4a78-em/resource... PS2, Line 124: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/m4a785-m/resource... File src/mainboard/asus/m4a785-m/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/m4a785-m/resource... PS2, Line 124: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/m5a88-v/resourcem... File src/mainboard/asus/m5a88-v/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/asus/m5a88-v/resourcem... PS2, Line 122: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/avalue/eax-785e/resour... File src/mainboard/avalue/eax-785e/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/avalue/eax-785e/resour... PS2, Line 122: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/gigabyte/ma785gm/resou... File src/mainboard/gigabyte/ma785gm/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/gigabyte/ma785gm/resou... PS2, Line 124: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/gigabyte/ma785gmt/reso... File src/mainboard/gigabyte/ma785gmt/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/gigabyte/ma785gmt/reso... PS2, Line 124: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/gigabyte/ma78gm/resour... File src/mainboard/gigabyte/ma78gm/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/gigabyte/ma78gm/resour... PS2, Line 124: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/iei/kino-780am2-fam10/... File src/mainboard/iei/kino-780am2-fam10/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/iei/kino-780am2-fam10/... PS2, Line 124: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/intel/glkrvp/variants/... File src/mainboard/intel/glkrvp/variants/baseboard/gpio.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/intel/glkrvp/variants/... PS2, Line 57: PAD_CFG_GPO_IOSSTATE_IOSTERM(GPIO_29, 1, DEEP, UP_20K, HIZCRx0, DISPUPD),/* Codec Power Down: Output/ISH_GPIO_3*/ line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/jetway/pa78vm5/resourc... File src/mainboard/jetway/pa78vm5/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/jetway/pa78vm5/resourc... PS2, Line 125: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/msi/ms9652_fam10/resou... File src/mainboard/msi/ms9652_fam10/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/msi/ms9652_fam10/resou... PS2, Line 125: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/siemens/mc_tcu3/ptn346... File src/mainboard/siemens/mc_tcu3/ptn3460.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/siemens/mc_tcu3/ptn346... PS2, Line 117: status = i2c_write(PTN_I2C_CONTROLLER, PTN_SLAVE_ADR, PTN_CONFIG_OFF + 5, line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/siemens/mc_tcu3/ptn346... PS2, Line 143: status = i2c_write(PTN_I2C_CONTROLLER, PTN_SLAVE_ADR, PTN_CONFIG_OFF + 5, line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/siemens/mc_tcu3/ptn346... PS2, Line 171: status = i2c_write(PTN_I2C_CONTROLLER, PTN_SLAVE_ADR, PTN_CONFIG_OFF + 4, line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/supermicro/h8dmr_fam10... File src/mainboard/supermicro/h8dmr_fam10/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/supermicro/h8dmr_fam10... PS2, Line 125: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/supermicro/h8qme_fam10... File src/mainboard/supermicro/h8qme_fam10/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/supermicro/h8qme_fam10... PS2, Line 125: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/supermicro/h8scm_fam10... File src/mainboard/supermicro/h8scm_fam10/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/supermicro/h8scm_fam10... PS2, Line 124: * This field defines the upp address bits of a 40-bit address that line over 80 characters
https://review.coreboot.org/#/c/27912/2/src/mainboard/tyan/s2912_fam10/resou... File src/mainboard/tyan/s2912_fam10/resourcemap.c:
https://review.coreboot.org/#/c/27912/2/src/mainboard/tyan/s2912_fam10/resou... PS2, Line 125: * This field defines the upp address bits of a 40-bit address that line over 80 characters