[coreboot-gerrit] Change in coreboot[master]: Add configurable ramstage support for minimal PCI scanning

[ron minnich (Code Review)]

ron minnich has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/36221 )

Change subject: Add configurable ramstage support for minimal PCI scanning
......................................................................

Patch Set 15:

(1 comment)
> Patch Set 15:
>
> (1 comment)
>
> Subrata, did you rebase patchset #7 and push it as #15?

https://review.coreboot.org/c/coreboot/+/36221/15/util/sconfig/sconfig.tab.h... 
File util/sconfig/sconfig.tab.h_shipped:

https://review.coreboot.org/c/coreboot/+/36221/15/util/sconfig/sconfig.tab.h... 
PS15, Line 34: # define YY_YY_HOME_RMINNICH_PROJECTS_LINUXBOOT_COREBOOTNERF_GITHUBCOREBOOT_UTIL_SCONFIG_SCONFIG_TAB_H_SHIPPED_INCLUDED
> Are you sure you want these or did you not review the work?

It's just a guard. It's a moral hazard of shipping generated source code artifacts.