Duncan Laurie has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47198 )
Change subject: mb/google/volteer/variants: Set TCSS PCIe RP0 to hidden by default
......................................................................
Patch Set 6:
(1 comment)
https://review.coreboot.org/c/coreboot/+/47198/5/src/mainboard/google/voltee...
File src/mainboard/google/volteer/variants/baseboard/devicetree.cb:
https://review.coreboot.org/c/coreboot/+/47198/5/src/mainboard/google/voltee...
PS5, Line 418: so it can participate in power management.
I think because both root ports are part of the same UBS4 host controller they are both part of the […]
Ack
--
To view, visit
https://review.coreboot.org/c/coreboot/+/47198
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I8bb05ae8cd14412854212b7ed189cfa43d602c1d
Gerrit-Change-Number: 47198
Gerrit-PatchSet: 6
Gerrit-Owner: Duncan Laurie
dlaurie@chromium.org
Gerrit-Reviewer: Tim Wawrzynczak
twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Furquan Shaikh
furquan@google.com
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Thu, 19 Nov 2020 17:09:01 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Furquan Shaikh
furquan@google.com
Comment-In-Reply-To: Duncan Laurie
dlaurie@chromium.org
Gerrit-MessageType: comment