[coreboot-gerrit] Change in coreboot[master]: sb/intel/lynxpoint: Correct SATA DTLE IOBP registers

[Nico Huber (Code Review)]

Nico Huber has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47234 )

Change subject: sb/intel/lynxpoint: Correct SATA DTLE IOBP registers
......................................................................

Patch Set 1:

(1 comment)

https://review.coreboot.org/c/coreboot/+/47234/1/src/southbridge/intel/lynxp... 
File src/southbridge/intel/lynxpoint/pch.h:

https://review.coreboot.org/c/coreboot/+/47234/1/src/southbridge/intel/lynxp... 
PS1, Line 275: #define SATA_DTLE_MASK		0xF
> BIOS spec suggests this should be 0x3f

Actually, it just says "AND mask" not if it relates to the values.