Angel Pons has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/44748 )
Change subject: mb/volteer: Remove DQ mappings for LPDDR4
......................................................................
Patch Set 6:
(2 comments)
https://review.coreboot.org/c/coreboot/+/44748/6//COMMIT_MSG
Commit Message:
https://review.coreboot.org/c/coreboot/+/44748/6//COMMIT_MSG@11
PS6, Line 11: setting each bit and reading it back through datatrainfeedback.
Out of curiosity, how long does this additional training step take?
(I know this only needs to be done on full training flows, but I'm still curious)
https://review.coreboot.org/c/coreboot/+/44748/6//COMMIT_MSG@17
PS6, Line 17: TEST=Boot Delbin, Voxel to OS, memtester 10+ hours.
Any errors, or no errors?
--
To view, visit
https://review.coreboot.org/c/coreboot/+/44748
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I70da3d482385fe6b1ccf071af8d8bd8e44d898ca
Gerrit-Change-Number: 44748
Gerrit-PatchSet: 6
Gerrit-Owner: Ravishankar Sarawadi
ravishankar.sarawadi@intel.com
Gerrit-Reviewer: Derek Huang
derek.huang@intel.corp-partner.google.com
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Kane Chen
kane.chen@intel.com
Gerrit-Reviewer: Nick Vaccaro
nvaccaro@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Angel Pons
th3fanbus@gmail.com
Gerrit-CC: Kane Chen
kane.chen@intel.corp-partner.google.com
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Mon, 07 Sep 2020 13:55:52 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Gerrit-MessageType: comment