[coreboot-gerrit] Change in coreboot[master]: soc/intel/cannonlake: Speed up postcar loading using intermediate cac...

[Kyösti Mälkki (Code Review)]

Kyösti Mälkki has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/34791 )

Change subject: soc/intel/cannonlake: Speed up postcar loading using intermediate caching
......................................................................

Patch Set 12:
> Patch Set 12:
>
> (1 comment)

Sorry.. it's very hard to determine which cbmem -t is from which commit. I still do not see the baseline CB:34995 numbers anywhere, as the last two numbers you posted are both with POSTCAR_STAGE=n. Nor can I say what's the change between the last two was.

It got way too convoluted to try derive this correcly from gerrit reviews comments but it still looks like boots with POSTCAR_STAGE=y reach '99: selfboot jmp' the quickest.