[coreboot-gerrit] Change in coreboot[master]: soc/intel/cannonlake: Disable USB2 PHY Power gating [WIP]

[EricR Lai (Code Review)]

EricR Lai has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/36519 )

Change subject: soc/intel/cannonlake: Disable USB2 PHY Power gating [WIP]
......................................................................

Patch Set 4:

(1 comment)

https://review.coreboot.org/c/coreboot/+/36519/4/src/mainboard/google/dralli... 
File src/mainboard/google/drallion/variants/drallion/devicetree.cb:

https://review.coreboot.org/c/coreboot/+/36519/4/src/mainboard/google/dralli... 
PS4, Line 41: 	register "PchUsb2PhySusPgEnable" = "1"
drallion has this issue as well. Need client to decide need this or not.