Furquan Shaikh has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/31444 )
Change subject: soc/intel/cannonlake: Add ASL function for setting pad mode
......................................................................
Patch Set 3:
(1 comment)
https://review.coreboot.org/#/c/31444/2/src/soc/intel/cannonlake/acpi/gpio_o...
File src/soc/intel/cannonlake/acpi/gpio_op.asl:
https://review.coreboot.org/#/c/31444/2/src/soc/intel/cannonlake/acpi/gpio_o...
PS2, Line 91: PADM, 2,
Can you point me to the bug, I am not aware of this issue. […]
We had run into this with PME status/control registers: https://review.coreboot.org/c/20364/
and https://review.coreboot.org/c/coreboot/+/23848
I am not sure if those apply to the GPIO regs, but just want to make sure we don't run into unexpected issues later.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/31444
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I6c683f27ddffc3132001706d1694c71bb5664577
Gerrit-Change-Number: 31444
Gerrit-PatchSet: 3
Gerrit-Owner: Rizwan Qureshi
rizwan.qureshi@intel.com
Gerrit-Reviewer: Duncan Laurie
dlaurie@chromium.org
Gerrit-Reviewer: Furquan Shaikh
furquan@google.com
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: Rizwan Qureshi
rizwan.qureshi@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-Comment-Date: Tue, 19 Feb 2019 05:44:33 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Rizwan Qureshi
rizwan.qureshi@intel.com
Comment-In-Reply-To: Furquan Shaikh
furquan@google.com
Gerrit-MessageType: comment