[coreboot-gerrit] Change in coreboot[master]: soc/intel: Enables CSE Firmware Custom SKU for hatch

[Sridhar Siricilla (Code Review)]

Sridhar Siricilla has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/39226 )

Change subject: soc/intel: Enables CSE Firmware Custom SKU for hatch
......................................................................

soc/intel: Enables CSE Firmware Custom SKU for hatch

TEST=Verified on hatch

Change-Id: I1c85228a0fa71785e5cc1434cd60d77cd8ffb4a2
Signed-off-by: Sridhar Siricilla 
---
M src/mainboard/google/hatch/Kconfig
M src/soc/intel/cannonlake/Kconfig
M src/soc/intel/cannonlake/me.c
3 files changed, 12 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/26/39226/1

diff --git a/src/mainboard/google/hatch/Kconfig b/src/mainboard/google/hatch/Kconfig
index 92d94db..c411077 100644
--- a/src/mainboard/google/hatch/Kconfig
+++ b/src/mainboard/google/hatch/Kconfig
@@ -25,6 +25,7 @@
    select SYSTEM_TYPE_LAPTOP
    select RT8168_GET_MAC_FROM_VPD
    select RT8168_SET_LED_MODE
+	select INTEL_CSE_FW_SKU_CUSTOM

if BOARD_GOOGLE_BASEBOARD_HATCH

diff --git a/src/soc/intel/cannonlake/Kconfig b/src/soc/intel/cannonlake/Kconfig
index b68e93d..b301373 100644
--- a/src/soc/intel/cannonlake/Kconfig
+++ b/src/soc/intel/cannonlake/Kconfig
@@ -84,6 +84,7 @@
    select PMC_GLOBAL_RESET_ENABLE_LOCK
    select SOC_INTEL_COMMON
    select SOC_INTEL_COMMON_ACPI_WAKE_SOURCE
+	select SOC_INTEL_COMMON_BASECODE
    select SOC_INTEL_COMMON_BLOCK
    select SOC_INTEL_COMMON_BLOCK_ACPI
    select SOC_INTEL_COMMON_BLOCK_CHIP_CONFIG
@@ -141,6 +142,12 @@
      Refer to Platform FSP integration guide document to know
      the exact FSP requirement for Heap setup.

+config INTEL_CSE_FW_SKU_CUSTOM
+	bool
+	default n
+	help
+	 Enables CSE Firmware SKU Lite.
+
 config IFD_CHIPSET
    string
    default "cnl"
diff --git a/src/soc/intel/cannonlake/me.c b/src/soc/intel/cannonlake/me.c
index d41b0b8..33109a7 100644
--- a/src/soc/intel/cannonlake/me.c
+++ b/src/soc/intel/cannonlake/me.c
@@ -173,4 +173,8 @@
    	hfsts6.fields.txt_support ? "YES" : "NO");
 }
 BOOT_STATE_INIT_ENTRY(BS_DEV_ENABLE, BS_ON_EXIT, print_me_fw_version, NULL);
+#if CONFIG(INTEL_CSE_FW_SKU_CUSTOM)
+BOOT_STATE_INIT_ENTRY(BS_DEV_ENABLE, BS_ON_EXIT, update_csme, NULL);
+#endif
+
 BOOT_STATE_INIT_ENTRY(BS_OS_RESUME_CHECK, BS_ON_EXIT, dump_me_status, NULL);