Kyösti Mälkki has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/35744 )
Change subject: nb/intel/nehalem: Disable PEG and IGD based on devicetree
......................................................................
Patch Set 5:
(1 comment)
https://review.coreboot.org/c/coreboot/+/35744/4/src/northbridge/intel/nehal...
File src/northbridge/intel/nehalem/northbridge.c:
https://review.coreboot.org/c/coreboot/+/35744/4/src/northbridge/intel/nehal...
PS4, Line 247: pci_write_config32(dev, D0F0_DEVEN, reg);
I don't like read-modify-write split like this for register D0F0_DEVEN, and having to re-initialis […]
Just use a different variable name for 0:0.0. You could even use some pci_update() variant here if you really wanted to.
I think chip_ops->init would run before PCI enumeration.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/35744
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ib378458a55e18cc02fc49b3e6d6939d31dd4aa65
Gerrit-Change-Number: 35744
Gerrit-PatchSet: 5
Gerrit-Owner: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Reviewer: Alexander Couzens
lynxis@fe80.eu
Gerrit-Reviewer: Arthur Heymans
arthur@aheymans.xyz
Gerrit-Reviewer: Patrick Rudolph
siro@das-labor.org
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Kyösti Mälkki
kyosti.malkki@gmail.com
Gerrit-CC: Paul Menzel
paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Thu, 03 Oct 2019 08:49:53 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Kyösti Mälkki
kyosti.malkki@gmail.com
Comment-In-Reply-To: Arthur Heymans
arthur@aheymans.xyz
Gerrit-MessageType: comment