[coreboot-gerrit] Change in coreboot[master]: soc/amd/cezanne/fch: disable 48MHz output in S0i3