[coreboot-gerrit] Change in coreboot[master]: soc/intel/alderlake: Correct TCSS XHCI Port status offset

[Sridhar Siricilla (Code Review)]

Attention is currently required from: Maulik V Vaghela, Tim Wawrzynczak, Subrata Banik, Balaji Manigandan, Deepti Deshatty, Patrick Rudolph.
Sridhar Siricilla has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/55230 )

Change subject: soc/intel/alderlake: Correct TCSS XHCI Port status offset
......................................................................

Patch Set 2:

(2 comments)

Commit Message:

https://review.coreboot.org/c/coreboot/+/55230/comment/1eeb9a08_14f7e773 
PS2, Line 10: 619502
> 619503

Ack

File src/soc/intel/alderlake/xhci.c:

https://review.coreboot.org/c/coreboot/+/55230/comment/4603265b_afddf74e 
PS1, Line 19: 10
> You're right, should be 0

Ack