Hello build bot (Jenkins), Andrey Petrov,
I'd like you to reexamine a change. Please visit
https://review.coreboot.org/c/coreboot/+/40735
to look at the new patch set (#4).
Change subject: md/cedarisland_crb: exclude the consequences of reconfig GPIO by FSP-M ......................................................................
md/cedarisland_crb: exclude the consequences of reconfig GPIO by FSP-M
As with the FSP-M for Intel Skylake-SP [1], we should be sure that after romstage the pads will be configured according to the config from gpio.h only. This patch sets the GPIO configuration from gpio.h using the soc/intel/common/gpio.c driver again in ramstage.
[1] https://review.coreboot.org/c/coreboot/+/40730
Change-Id: Ic49e504d96fe4fd44434e7b981f8d8d9e76880ef Signed-off-by: Maxim Polyakov max.senia.poliak@gmail.com --- A src/mainboard/intel/cedarisland_crb/ramstage.c 1 file changed, 11 insertions(+), 0 deletions(-)
git pull ssh://review.coreboot.org:29418/coreboot refs/changes/35/40735/4