[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: Set FSPS UPD ITbtConnectTopologyTimeoutInMs

[John Zhao (Code Review)]

John Zhao has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/42056 )

Change subject: soc/intel/tigerlake: Set FSPS UPD ITbtConnectTopologyTimeoutInMs
......................................................................

soc/intel/tigerlake: Set FSPS UPD ITbtConnectTopologyTimeoutInMs

The Connect Topology Command(CNTP) is sent with default timeout value
(0x1388) along with FW CM. The CNTP is supposed to be skipped while
using SW CM. While transition from FW CM to SW CM, the default timeout
value could cause boot time delay up to ~10 seconds. Set this FSPS UPD
ITbtConnectTopologyTimeoutInMs to be 0 in order to avoid the 10 seconds
delay. Future FSP release will evaluate this ITbtConnectTopologyTimeoutInMs
value. While FSP finds this UPD value being 0, FSP will skip sendig CNTP.

BUG=b:155893566
TEST=Built image with SW CM Thunderbolt firmware and verified no
outstanding delay time while using FSP v3197 during boot to kernel.

Signed-off-by: John Zhao 
Change-Id: I47e3519fd818cb56e6abd16464d8370ffddabc5b
---
M src/soc/intel/tigerlake/chip.h
M src/soc/intel/tigerlake/fsp_params.c
2 files changed, 6 insertions(+), 0 deletions(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/56/42056/1

diff --git a/src/soc/intel/tigerlake/chip.h b/src/soc/intel/tigerlake/chip.h
index ed09aaa..e693699 100644
--- a/src/soc/intel/tigerlake/chip.h
+++ b/src/soc/intel/tigerlake/chip.h
@@ -238,6 +238,9 @@
     */
    uint16_t TcssAuxOri;

+	/* Connect Topology Command timeout value */
+	uint16_t ITbtConnectTopologyTimeoutInMs;
+
    /*
     * Override GPIO PM configuration:
     * 0: Use FSP default GPIO PM program,
diff --git a/src/soc/intel/tigerlake/fsp_params.c b/src/soc/intel/tigerlake/fsp_params.c
index bdcd357..b615485 100644
--- a/src/soc/intel/tigerlake/fsp_params.c
+++ b/src/soc/intel/tigerlake/fsp_params.c
@@ -114,6 +114,9 @@
    for (i = 0; i < 8; i++)
    	params->IomTypeCPortPadCfg[i] = config->IomTypeCPortPadCfg[i];

+	/* Set FSPS UPD ITbtConnectTopologyTimeoutInMs */
+	params->ITbtConnectTopologyTimeoutInMs = 0;
+
    /* Chipset Lockdown */
    if (get_lockdown_config() == CHIPSET_LOCKDOWN_COREBOOT) {
    	params->PchLockDownGlobalSmi = 0;