[coreboot-gerrit] Change in coreboot[master]: soc/intel/tigerlake: Check TBT & TCSS ports for wake events

[Tim Wawrzynczak (Code Review)]

Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/47396 )

Change subject: soc/intel/tigerlake: Check TBT & TCSS ports for wake events
......................................................................

Patch Set 5:

(1 comment)

https://review.coreboot.org/c/coreboot/+/47396/5/src/soc/intel/tigerlake/elo... 
File src/soc/intel/tigerlake/elog.c:

https://review.coreboot.org/c/coreboot/+/47396/5/src/soc/intel/tigerlake/elo... 
PS5, Line 96: pci_dev_is_wake_source
> Not for this change, but I think we need to add a check in pci_dev_is_wake_source to ensure that the […]

I think the header type check in pci_s_find_next_capability will effectively do that, but it doesn't hurt to be explicit either.