coreboot-gerrit January 2016

coreboot-gerrit@coreboot.org

1 participants
2471 discussions

New patch to review for coreboot: Add 8086:1e56 variant of BD82X6X LPC.
by Vladimir Serbinenko 02 Jan '16

02 Jan '16

Vladimir Serbinenko (phcoder(a)gmail.com) just uploaded a new patch set to gerrit, which you can find at https://review.coreboot.org/12820 -gerrit commit 5cf104fbcd2869562ed4367eea739ab9a6a24600 Author: Vladimir Serbinenko <phcoder(a)gmail.com> Date: Sat Jan 2 01:47:26 2016 +0100 Add 8086:1e56 variant of BD82X6X LPC. Change-Id: I917b8167a028aa9412b0cc6dedf8f09a1d1fae7f Signed-off-by: Vladimir Serbinenko <phcoder(a)gmail.com> --- src/southbridge/intel/bd82x6x/lpc.c | 6 +++--- util/autoport/bd82x6x.go | 2 +- 2 files changed, 4 insertions(+), 4 deletions(-) diff --git a/src/southbridge/intel/bd82x6x/lpc.c b/src/southbridge/intel/bd82x6x/lpc.c index 17f824c..1bfec8b 100644 --- a/src/southbridge/intel/bd82x6x/lpc.c +++ b/src/southbridge/intel/bd82x6x/lpc.c @@ -862,9 +862,9 @@ static struct device_operations device_ops = { static const unsigned short pci_device_ids[] = { 0x1c46, 0x1c47, 0x1c49, 0x1c4a, 0x1c4b, 0x1c4c, 0x1c4d, 0x1c4e, 0x1c4f, 0x1c50, 0x1c52, 0x1c54, - 0x1e55, 0x1c56, 0x1e57, 0x1c5c, - 0x1e5d, 0x1e5e, 0x1e5f, 0x1e49, - 0 }; + 0x1e55, 0x1c56, 0x1e56, 0x1e57, + 0x1c5c, 0x1e5d, 0x1e5e, 0x1e5f, + 0x1e49, 0 }; static const struct pci_driver pch_lpc __pci_driver = { .ops = &device_ops, diff --git a/util/autoport/bd82x6x.go b/util/autoport/bd82x6x.go index 8756d07..3a5d49b 100644 --- a/util/autoport/bd82x6x.go +++ b/util/autoport/bd82x6x.go @@ -407,7 +407,7 @@ func init() { /* C216 LPC */ for _, id := range []uint16{ - 0x1e55, 0x1e57, 0x1e5d, 0x1e5e, 0x1e5f, 0x1e49, + 0x1e55, 0x1e56, 0x1e57, 0x1e5d, 0x1e5e, 0x1e5f, 0x1e49, } { RegisterPCI(0x8086, id, bd82x6x{variant: "C216"}) }

1 0

Jump to page:

2023

2022

2021

2020

2019

2018

2017

2016

2015

2014

2013

coreboot-gerrit January 2016