Attention is currently required from: Máté Kukri.
Paul Menzel has posted comments on this change by Máté Kukri. ( https://review.coreboot.org/c/coreboot/+/85273?usp=email )
Change subject: soc/intel/skylake: Enable 4E/4F PNP I/O ports in bootblock
......................................................................
Patch Set 1:
(1 comment)
Commit Message:
https://review.coreboot.org/c/coreboot/+/85273/comment/cf0fa619_bd3f9cab?usp... :
PS1, Line 8:
The ThinkPad T480's Embedded Controller exposes it's PNP interface at this address pair. […]
It’d be great, if you copied your answer to the commit message.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/85273?usp=email
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings?usp=email
Gerrit-MessageType: comment
Gerrit-Project: coreboot
Gerrit-Branch: main
Gerrit-Change-Id: I57c9d8a9513a268e2ca6a0abd1306cd038598173
Gerrit-Change-Number: 85273
Gerrit-PatchSet: 1
Gerrit-Owner: Máté Kukri
km@mkukri.xyz
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@mailbox.org
Gerrit-Attention: Máté Kukri
km@mkukri.xyz
Gerrit-Comment-Date: Tue, 26 Nov 2024 07:27:59 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Máté Kukri
km@mkukri.xyz
Comment-In-Reply-To: Paul Menzel
paulepanter@mailbox.org