Change in coreboot[master]: mb/google/kahlee/Kconfig: add remaining SPI speed settings

[Felix Held (Code Review)]

Felix Held has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/59967 )

Change subject: mb/google/kahlee/Kconfig: add remaining SPI speed settings
......................................................................

mb/google/kahlee/Kconfig: add remaining SPI speed settings

Before this patch only the SPI settings that will also end up in the
amdfw part of the firmware were specified in the board's Kconfig. This
patch adds the settings from Kahlee's bootblock.c to the Kconfig file
which will be needed in subsequent patches. Also add a comment about the
EM100 case.

Signed-off-by: Felix Held 
Change-Id: Ie42feb9b41f435c329bf1c78471e65ef5a3fb783
---
M src/mainboard/google/kahlee/Kconfig
1 file changed, 11 insertions(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/67/59967/1

diff --git a/src/mainboard/google/kahlee/Kconfig b/src/mainboard/google/kahlee/Kconfig
index 29edb30..c82a20e 100644
--- a/src/mainboard/google/kahlee/Kconfig
+++ b/src/mainboard/google/kahlee/Kconfig
@@ -123,12 +123,22 @@
    depends on USE_OEM_BIN
    default ""

-if !EM100
+if !EM100	# EM100 defaults in soc/amd/common/blocks/spi/Kconfig
 config EFS_SPI_READ_MODE
    default 4          # Dual IO (1-2-2)

config EFS_SPI_SPEED
    default 0	# 66MHz
+
+config NORMAL_READ_SPI_SPEED
+	default 1	# 33MHz
+
+config ALT_SPI_SPEED
+	default 0	# 66MHz
+
+config TPM_SPI_SPEED
+	default 0	# 66MHz
+
 endif

# Don't use AMD's Secure OS