[XS] Change in coreboot[main]: mb/google/brya: Adjust EC memory map range to support indexed IO.

[Jayvik Desai (Code Review)]

Jayvik Desai has uploaded this change for review. ( https://review.coreboot.org/c/coreboot/+/85547?usp=email )

Change subject: mb/google/brya: Adjust EC memory map range to support indexed IO.
......................................................................

mb/google/brya: Adjust EC memory map range to support indexed IO.

Adjust the EC memory map range for indexed IO access in trulo variant
from 0x900 to 0x380

BUG=b:379224648
TEST= able to build nissa/trulo.

Change-Id: Ide5026b35da7c00deab4464eedfca9d52d294fd6
Signed-off-by: Jayvik Desai 
---
M src/mainboard/google/brya/variants/baseboard/trulo/devicetree.cb
1 file changed, 1 insertion(+), 1 deletion(-)

git pull ssh://review.coreboot.org:29418/coreboot refs/changes/47/85547/1

diff --git a/src/mainboard/google/brya/variants/baseboard/trulo/devicetree.cb b/src/mainboard/google/brya/variants/baseboard/trulo/devicetree.cb
index 3090bb5..d407f00 100644
--- a/src/mainboard/google/brya/variants/baseboard/trulo/devicetree.cb
+++ b/src/mainboard/google/brya/variants/baseboard/trulo/devicetree.cb
@@ -9,7 +9,7 @@
    register "gen1_dec" = "0x00fc0801"
    register "gen2_dec" = "0x000c0201"
    # EC memory map range is 0x900-0x9ff
-	register "gen3_dec" = "0x00fc0901"
+	register "gen3_dec" = "CONFIG(EC_GOOGLE_CHROMEEC_MEMMAP_INDEXED_IO) ? 0x00fc0381 : 0x00fc0901"

register "usb2_ports[0]" = "USB2_PORT_EMPTY"	# Disable USB2.0 Port 0
    register "usb2_ports[1]" = "USB2_PORT_EMPTY"	# Disable USB2.0 Port 1