Change in coreboot[master]: soc/intel/alderlake: Add ADLP 442 power configurations - coreboot-gerrit

19 Nov 2021


      Attention is currently required from: Curtis Chen, Patrick Rudolph.
Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/59483 )
Change subject: soc/intel/alderlake: Add ADLP 442 power configurations
......................................................................
Patch Set 3:
(1 comment)
Commit Message:
https://review.coreboot.org/c/coreboot/+/59483/comment/3fdb666e_4396935d 
PS3, Line 9: ADLP
...
ADL-P 4+4+2
`Map existing PCI_DEVICE_ID_INTEL_ADL_P_ID_1 to ADL-P 4+4+2 configuration`
?
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/59483
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Ieba738a8ad3da5ae0a115feaa275b997a219d731
Gerrit-Change-Number: 59483
Gerrit-PatchSet: 3
Gerrit-Owner: Curtis Chen curtis.chen@intel.com
Gerrit-Reviewer: Patrick Rudolph siro@das-labor.org
Gerrit-Reviewer: Tim Wawrzynczak twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-Attention: Curtis Chen curtis.chen@intel.com
Gerrit-Attention: Patrick Rudolph siro@das-labor.org
Gerrit-Comment-Date: Fri, 19 Nov 2021 22:00:36 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Tim Wawrzynczak twawrzynczak@chromium.org
Gerrit-MessageType: comment