[S] Change in coreboot[master]: vc/amd/fsp/mendocino/FspmUpd: Update Update UPD structure for MDN-FSP

[Chris Wang (Code Review)]

Attention is currently required from: Jason Glenesk, Raul Rangel, Matt DeVillier, Fred Reitberger, Felix Held.

Chris Wang has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/74757 )

Change subject: vc/amd/fsp/mendocino/FspmUpd: Update Update UPD structure for MDN-FSP
......................................................................

Patch Set 1:

(1 comment)

File src/vendorcode/amd/fsp/mendocino/FspmUpd.h:

https://review.coreboot.org/c/coreboot/+/74757/comment/5d922043_401f1c22 
PS1, Line 104: pwr_on_vary_bl_to_blon;
             : 	/** Offset 0x04EB**/	uint8_t                     pwr_down_bloff_to_varybloff;
> if these UPDs are directly controlling display panel timing delays, would it not be better to name t […]

The naming here is to align with the PCD which is in FSP.
We can rename the UDP to make it more easy to use. but could we add a todo here
and come back to fine tune the panel sequence adjustment interface later ?