Attention is currently required from: Anil Kumar K, Selma Bensaid, Paul Menzel, Bernardo Perez Priego.
Sukumar Ghorai has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/52744 )
Change subject: mb/intel/adlrvp_m: Disable Type-C xDCI
......................................................................
Patch Set 2:
(1 comment)
Commit Message:
https://review.coreboot.org/c/coreboot/+/52744/comment/441448c3_eb8199dc
PS1, Line 9: Disabling this pci 0d.1 device since it is not required.
Why not required?
xDCI is a debug feature to connect the external debugger. Enable XDCI will block the S0ix entry. This is configuration used in all previous platforms for S0ix working in default coreboot, and keep disable the debug interface in default coreboot.
--
To view, visit
https://review.coreboot.org/c/coreboot/+/52744
To unsubscribe, or for help writing mail filters, visit
https://review.coreboot.org/settings
Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: Iccdf38111e3961ba887829abfa4146a9b37df9be
Gerrit-Change-Number: 52744
Gerrit-PatchSet: 2
Gerrit-Owner: Bernardo Perez Priego
bernardo.perez.priego@intel.com
Gerrit-Reviewer: Anil Kumar K
anil.kumar.k@intel.com
Gerrit-Reviewer: Bora Guvendik
bora.guvendik@intel.com
Gerrit-Reviewer: Selma Bensaid
selma.bensaid@intel.com
Gerrit-Reviewer: Sukumar Ghorai
sukumar.ghorai@intel.com
Gerrit-Reviewer: build bot (Jenkins)
no-reply@coreboot.org
Gerrit-CC: Paul Menzel
paulepanter@mailbox.org
Gerrit-Attention: Anil Kumar K
anil.kumar.k@intel.com
Gerrit-Attention: Selma Bensaid
selma.bensaid@intel.com
Gerrit-Attention: Paul Menzel
paulepanter@mailbox.org
Gerrit-Attention: Bernardo Perez Priego
bernardo.perez.priego@intel.com
Gerrit-Comment-Date: Wed, 05 May 2021 01:02:54 +0000
Gerrit-HasComments: Yes
Gerrit-Has-Labels: No
Comment-In-Reply-To: Paul Menzel
paulepanter@mailbox.org
Gerrit-MessageType: comment