Change in coreboot[master]: soc/intel/tigerlake: Invoke PCIe root port swapping - coreboot-gerrit

28 Jul 2020


      Tim Wawrzynczak has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/43850 )
Change subject: soc/intel/tigerlake: Invoke PCIe root port swapping
......................................................................
Patch Set 3: Code-Review+2
-- 
To view, visit https://review.coreboot.org/c/coreboot/+/43850
To unsubscribe, or for help writing mail filters, visit https://review.coreboot.org/settings

Gerrit-Project: coreboot
Gerrit-Branch: master
Gerrit-Change-Id: I9230de8b1818f3f2115dab923841fd0e7778be62
Gerrit-Change-Number: 43850
Gerrit-PatchSet: 3
Gerrit-Owner: Caveh Jalali caveh@chromium.org
Gerrit-Reviewer: Aamir Bohra aamir.bohra@intel.com
Gerrit-Reviewer: Duncan Laurie dlaurie@chromium.org
Gerrit-Reviewer: Furquan Shaikh furquan@google.com
Gerrit-Reviewer: Karthik Ramasubramanian kramasub@google.com
Gerrit-Reviewer: Maulik V Vaghela maulik.v.vaghela@intel.com
Gerrit-Reviewer: Patrick Rudolph siro@das-labor.org
Gerrit-Reviewer: Tim Wawrzynczak twawrzynczak@chromium.org
Gerrit-Reviewer: build bot (Jenkins) no-reply@coreboot.org
Gerrit-CC: Paul Menzel paulepanter@users.sourceforge.net
Gerrit-Comment-Date: Tue, 28 Jul 2020 16:30:12 +0000
Gerrit-HasComments: No
Gerrit-Has-Labels: Yes
Gerrit-MessageType: comment