[XL] Change in coreboot[main]: soc/intel/ptl: Do initial Panther Lake SoC commit till bootblock

[Jamie Ryu (Code Review)]

Attention is currently required from: Ashish Kumar Mishra, Cliff Huang, Dinesh Gehlot, Elyes Haouas, Eran Mitrani, Felix Singer, Jakub Czapiga, Jérémy Compostella, Kapil Porwal, Ravishankar Sarawadi, Saurabh Mishra, Tarun.

Jamie Ryu has posted comments on this change by Saurabh Mishra. ( https://review.coreboot.org/c/coreboot/+/83354?usp=email )

Change subject: soc/intel/ptl: Do initial Panther Lake SoC commit till bootblock
......................................................................

Patch Set 61:

(4 comments)

File src/soc/intel/pantherlake/include/soc/pci_devs.h:

https://review.coreboot.org/c/coreboot/+/83354/comment/abae5464_043a2c77?usp... :
PS61, Line 75: #define  PCI_DEV_TCSS_XDCI	_PCI_DEV(TCSS, 1)
Would you move this to the line between 78-79, after PCI_DEV_TCSS_XHCI?

https://review.coreboot.org/c/coreboot/+/83354/comment/2d335aa4_68a8fc9e?usp... :
PS61, Line 97: 	
remove the tab to align the indentation

https://review.coreboot.org/c/coreboot/+/83354/comment/0928bad9_3391e47c?usp... :
PS61, Line 111: #define  PCI_DEV_IEH_0		_PCI_DEV(XHCI, 5)
              : #define  PCI_DEV_CNVI_BT	_PCI_DEV(XHCI, 7)
move this after line 116-PCI_DEV_CNVI_WIFI?

File src/soc/intel/pantherlake/include/soc/pm.h:

https://review.coreboot.org/c/coreboot/+/83354/comment/257d6ead_2b2e1ab6?usp... :
PS61, Line 80:             
suggesting to use tabs instead of spaces between GPE_STS_RSVD and GPE_STD