Change in coreboot[master]: soc/mediatek: PCI: Assert PERST# at bootblock stage

[Rex-BC Chen (Code Review)]

Attention is currently required from: Hung-Te Lin, Shelley Chen, Paul Menzel, Angel Pons, Yu-Ping Wu, Jianjun Wang.
Rex-BC Chen has posted comments on this change. ( https://review.coreboot.org/c/coreboot/+/62359 )

Change subject: soc/mediatek: PCI: Assert PERST# at bootblock stage
......................................................................

Patch Set 17:

(1 comment)

Commit Message:

https://review.coreboot.org/c/coreboot/+/62359/comment/81aefc4c_bb0766ab 
PS9, Line 14: 100ms
> Can we use a SRAM to store the timestamp? […]

we just need to use 8 bytes to store this information (uint64_t)